

1000 U.S. PTO
10/081109

03/33/02

92

P

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10081109	FILING DATE 02/25/2002	CLASS 257	SUBCLASS 776	GAU 2815	EXAMINER <i>Eugene Lee</i>
----------------------	---------------------------	--------------	-----------------	-------------	-------------------------------

****APPLICANTS:** Sakamoto Shinsuke; Inbe Yasuo; Yaginuma Masakazu; Horikawa Kazunari; Sei Toshikazu;

****CONTINUING DATA VERIFIED:**
THIS APPLICATION IS A CON OF 09/527,563 03/16/2000

**** FOREIGN APPLICATIONS VERIFIED:**
JAPAN 11-069907 03/16/1999

PG-PUB DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET NO
35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no	4329.2270-01
Verified and Acknowledged Examiners's initials	

TITLE : Semiconductor integrated circuit device and wiring arranging method thereof

U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims 11	Print Claim for O.G. 1
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg. 2	Figs. Drwg. 4
		Print Fig. 1,2	
<input type="checkbox"/> TERMINAL DISCLAIMER		Primary Examiner	
		PREPARED FOR ISSUE	
		Applicant's Examiner	
<p>WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.</p>			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)